



# Verification using AVM

## Table of Contents

### Session 1: Introduction

- Introduction to SystemVerilog
- What is Advanced Verification Methodology (AVM)
- Why AVM?
- Support and flavor

### Session 2: AVM TLM Library

- Interfaces
- Channels
- Ports & Exports

### Session 3: AVM Library Building blocks

- Environment
- Named components
- Threaded components

### Session 4: AVM with OOP

- DUT & Transactor Layers
  - Refinement
  - Transactors

### Session 5: AVM Verification components

- Environment layer
  - Stimulus Generators, Transactions, Masters, Slaves
- Analysis layer

Regd Office:

211/3, D Type, 1<sup>st</sup> Floor, Kumbavilla Apartments, 9<sup>th</sup> Cross, J.P. Nagar II Phase,  
Bangalore - 560078. Ph.No. 9880706399, 26591356

**CONTEMPORARY VERIFICATION CONSULTANTS  
PRIVATE LIMITED**



- Analysis interface, fifo, port & export
- Scoreboards, Coverage Collector
- Control Layer

**Session 6: AVM Hierarchical Testbenches**

- Hierarchical management
- Hierarchical Names
- Hierarchical Connectivity

**Session 7: AVM Reporting Facilities**

- Reporting structure
- Reporting Methods
- Reporting Actions

**Session 8: AVM OOP based tbs**

- Testbench strategies
- Patterns

**Session 9: Misc**

- AVM library – other classes and their usage

**Regd Office:**

**211/3, D Type, 1<sup>st</sup> Floor, Kumbavilla Apartments, 9<sup>th</sup> Cross, J.P. Nagar II Phase,  
Bangalore - 560078. Ph.No. 9880706399, 26591356**