



Gate Level Simulation

Table of Contents

Session 1: Introduction

- Introduction to GLS
- Why GLS?

Session 2: Modes

- Pre Layout
- Post Layout without timing
- Post Layout with timing

Session 3: Standard Delay Format (SDF)

- SDF in ASIC design flow
- SDF annotate process
 - \$sdf_annotate
 - VHDL
 - MX SDF
- Compiled SDF
- SDF configurations
- SDF features, Syntax, mapping to Verilog
- SDF Annotation issues
 - Instance not found
 - IOPATH not found
 - Interconnect not found
 - Edge mismatches
 - Neagative delays

Regd Office:

211/3, D Type, 1st Floor, Kumbavilla Apartments, 9th Cross, J.P. Nagar II Phase,
Bangalore - 560078. Ph.No. 9880706399, 26591356

CONTEMPORARY VERIFICATION CONSULTANTS
PRIVATE LIMITED



- Rounding off delays

Session 4: Timing checks

- Verilog
- VHDL
- SDF construct

Session 5: Timing violations

- Interpret errors
- Fixing the violations
- Workaround to avoid timing violations
- Avoid false alarms
 - During reset
 - \$disable_warning
 - \$enable_warning
- Async FFs
- Edit SDF delay values
- Turn off timing checks selectively using PLI
- Use UCLI/MTI command -tcheck

Session 6: X-poisoning

- +no_notifier
- Force notifier on selected nodes
- Force \$random on violating nodes
- Retain old value on violating nodes

Session 7: How to select tests in GLS

- +no_notifier

Session 8: STA-DTA Linking

- False paths -SVA

Regd Office:

211/3, D Type, 1st Floor, Kumbavilla Apartments, 9th Cross, J.P. Nagar II Phase,
Bangalore - 560078. Ph.No. 9880706399, 26591356

**CONTEMPORARY VERIFICATION CONSULTANTS
PRIVATE LIMITED**



- Multicycle paths –SVA

Session 6: Equivalence checking vs GLS

- Unmatched nodes in EC

Regd Office:

**211/3, D Type, 1st Floor, Kumbavilla Apartments, 9th Cross, J.P. Nagar II Phase,
Bangalore - 560078. Ph.No. 9880706399, 26591356**