| Copyright (c) 2008 cvc infotech All Rights Reserved |
Trainings & Workshops
Here is our Training calendar maintained via Google. If you
would like to enroll to any of these events, send us email to
training@noveldv.com and cvc.training@gmail.com
Here is the list of trainings that we have as of now. We will
add more as we move along, so be sure to check again.
Verification Centric Course
Language Course
Here is our Training calendar maintained via Google. If you
would like to enroll to any of these events, send us email to
training@noveldv.com and cvc.training@gmail.com
Here is the list of trainings that we have as of now. We will
add more as we move along, so be sure to check again.
Verification Centric Course
Language Course
- SystemVerilog for Design (SVD)
- SystemVerilog Assertions (SVA)
- SystemVerilog for Verification (SVTB)
- Property Specification Language (PSL, IEEE 1850)
- Essential e (IEEE 1647)
- Verification Methodology Mannual (VMM)
- OpenVera Reference Verification Methodology (RVM)
- Open Verification Methodology (OVM)
- Advanced Verification Mehtodology (AVM)
- Gate Level Simulation (GLS)
- ABV Beyond RTL (ABV)
- OOP Basics
- Incremental adoption of SV
- Coverage Driven Verification
CVC Info Tech
Cultivating Ideas
Cultivating Ideas
 |  |  |  |  |  |
| | | | | |